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ABSTRACT: The scaling of transistors to sub-10 nm dimensions is strongly limited by their 
contact resistance (RC). Here we present a systematic study of scaling MoS2 devices and contacts 
with varying electrode metals and controlled deposition conditions, over a wide range of temper-
atures (80 to 500 K), carrier densities (1012 to 1013 cm-2), and contact dimensions (20 to 500 nm). 
We uncover that Au deposited in ultra-high vacuum (~10-9 Torr) yields three times lower RC than 
under normal conditions, reaching 740 Ω∙μm and specific contact resistivity 3×10-7 Ω∙cm2, stable 
for over four months. Modeling reveals separate RC contributions from the Schottky barrier and 
the series access resistance, providing key insights on how to further improve scaling of MoS2 
contacts and transistor dimensions. The contact transfer length is ~35 nm at 300 K, which is veri-
fied experimentally using devices with 20 nm contacts and 70 nm contact pitch (CP), equivalent 
to the “14 nm” technology node.  
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In order to achieve field-effect transistor (FET) gate lengths below 10 nm, transistor channel 
thicknesses below approximately 2 nm are required to maintain good gate control of the channel 
and to minimize leakage current.1, 2 In such thin films, 3-dimensional (3D) semiconductors like 
Si suffer from surface roughness (SR) effects: SR scattering reduces their mobility by nearly two 
orders of magnitude3-8 and SR fluctuations (coupled with increases of band gap due to quantiza-
tion effects9) can lead to strong variability in threshold voltage.10, 11 In contrast, when sufficiently 
clean, 2-dimensional (2D) materials such as graphene and MoS2 do not have surface roughness 
and exhibit good electrical mobility that is largely independent of channel thickness.12-14 MoS2, a 
transition metal dichalcogenide (TMD), is a semiconductor with good mobility (~100 cm2V-1s-1 
in sub-2 nm thick films) and high on/off FET current ratio (~107) near room temperature.14-20 
Considering the nascent stage of ultra-thin TMD material synthesis and device fabrication, there 
is great potential for improvement, particularly from the perspective of device transport. 
Nevertheless, despite the apparently robust intrinsic properties of 2D devices with respect to 
scaling, the contact resistance (RC) currently limits further progress. As the channel length (L) is 
scaled down, the relative contribution of RC grows to dominate the total device resistance (RTOT), 
eventually limiting performance. In addition, with overall transistor scaling, contact dimensions 
(like contact length LC in Figure 1a) must also be decreased, resulting in current crowding at the 
TMD-metal interface and further RC increases. To date, some improvements have been shown to 
RC of TMDs through work function engineering and doping,21-26 however doping techniques fre-
quently affect the threshold voltage, yielding devices which are difficult to turn off. 
In this work we present a thorough study of contact resistance to MoS2 under carefully con-
trolled process conditions with various metals, combined with detailed modeling. We uncover 
that depositing Au contacts in ultra-high vacuum (10-9 Torr) decreases RC down to ~740 Ω∙μm at 
room temperature, yielding long-term (>4 months) air stable-contacts without doping. This cor-
responds to a relatively small contact resistivity (ρC ≈ 3×10-7 Ω∙cm2) and transfer length (LT ≈ 30 
to 40 nm). These measurements also reveal that the transfer length method (TLM) approach 
gives a better estimate of contact resistance than four-probe measurements. Using our Au con-
tacts we demonstrate the smallest MoS2 FETs measured to date, with 20 nm contacts and 70 nm 
contact pitch (equivalent to the modern “14 nm” technology node), whose behavior confirms the 
transfer length estimated from TLM measurements.  
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Experimental Results. Thin MoS2 flakes (1–15 layers) are exfoliated onto 90 nm of SiO2 
with a Si (p++) substrate serving as the global back-gate (Figure 1a). Following XeF2 etching to 
form well-defined channels, TLM structures27 with varying channel lengths (L = 0.1–3 μm) are 
defined by electron beam (e-beam) lithography and MoS2 thicknesses are subsequently con-
firmed by atomic force microscopy (AFM), as shown in Figure 1b and further described in the 
Supporting Information Section 1. We e-beam evaporate various contacts (Ni, Ti, Au) under two 
deposition pressures (PD = 10-9 and 10-6 Torr) to examine the effects of metal type and fabrica-
tion on RC. Estimated pressures during deposition are approximate, as they typically range from 
0.5–5×10-9 Torr for high vacuum and 0.5–5×10-6 Torr for low vacuum. Devices are annealed at 
300 oC for 2 hours and then measured, without further exposure to ambient, in the same vacuum 
probe station. Thermal annealing removes hysteresis and stabilizes electrical measurements, alt-
hough it can sometimes slightly degrade Ni contacts (Supporting Information Section 2).  
Figure 1c shows measured drain current (ID) vs. gate voltage (VG) data for Au-contacted 
MoS2 (PD = 10-9 Torr; thickness d ≈ 4.5 nm) with different channel lengths. The carrier density is 
obtained from the gate overdrive VG – VT, and the threshold voltage VT is deduced from the line-
ar fit (red lines, Figure 1c) to the ID vs. VG curve at maximum transconductance,27 gm = ∂ID/∂VG. 
All electrical data used in our analysis showed stable VT between measurements and no evident 
hysteresis. We specifically choose to determine contact resistance with the TLM approach rather 
than four-probe configurations which can introduce measurement errors,27-29 and we provide a 
full comparison of the two methods for MoS2 contacts in the Supporting Information Section 3.  
Figure 1d shows good linear fits to the total device resistance normalized by width (RTOT) 
vs. L, demonstrating uniform contacts. The vertical intercept of the linear fit yields the total con-
tact resistance (2RC) and the slope yields the intrinsic sheet resistance and mobility, for different 
carrier densities.27 The inset of Figure 1d shows the extracted contact resistance vs. carrier densi-
ty, including error bars arising from uncertainty of the linear extrapolation. The carrier density is 
n = (VG – VT)Cox/q, where Cox ≈ 38.4 nF/cm2 for the SiO2 employed here (90 nm) and q is the 
elementary charge. This approach enables us to obtain the contact resistance RC for various carri-
er densities, different contact metals, temperatures and deposition conditions. As a result, Figure 
1e shows RC vs. n for Au, Ni, Ti contacts from this work (d ≈ 4–5 nm) and Au, Sc from other 
studies (d ≈ 6–8 nm).21, 22 Our Au contacts with PD = 10-9 Torr have the best quality, reaching 
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800 ± 200 Ω∙μm (123 ± 30 Ω for W = 6.5 µm) at 1013 cm-2 carrier density, including the lead re-
sistance. After subtracting the estimated lead contribution, the contact resistance is RC ≈ 740 
Ω∙μm at ~1013 cm-2 carrier density. These contacts have been air-stable for over 4 months with-
out the oxygen sensitivity of Ni, and in particular that of low work function metals such as Sc 
and Ti (see Supporting Information Section 4).  
Interestingly, as Figure 1e shows, Au contacts to samples of similar thickness but evapo-
rated at higher pressure (PD = 10-6 Torr) exhibit three times higher RC, both here and in ref. 21. It 
is also important to note that our Ni and Au contacts with PD = 10-6 Torr are almost identical, and 
the Sc (ref. 22) and our Au contacts with PD = 10-9 Torr (lowest pressure) have the lowest RC. 
These improvements in RC with lower PD indicate that a cleaner metal-MoS2 interface is crucial 
for better contacts, almost regardless of bulk metal work function. We also emphasize that our 
use of multiple (> 6) TLM channel lengths down to 100 nm is important for accurately determin-
ing the contact resistance, because fewer and longer channel lengths can lead to significantly 
larger errors in the extracted RC (see Supporting Information Section 5). 
Modeling Analysis. To understand the improvement in RC with lower PD, we first examine 
the effective contact barrier height, ϕeff, in Figure 2a. The current density of thermionic emission 
through a metal-semiconductor contact27, 30 is 
 * 2 ( 1)
effq qV
kT kTJ A T e e
   (1) 
where A* is the Richardson constant, V is the applied bias, T is the temperature, k is Boltzmann’s 
constant. Using this equation, the slope of the Richardson plot, ln(ID/T2) vs. 1/T, yields ϕeff as a 
function of the vertical electric field (EN) between the gate and channel. ϕeff represents both 
thermionic and field emission through the Schottky barrier and can change with EN, which alters 
the barrier width. In general, the Schottky barrier height ΦB ≠ ϕeff, but an increase in ϕeff corre-
sponds to an increase in ΦB for constant carrier density (see Supporting Information Section 6). 
Figure 2a displays ϕeff for Au contacts with PD = 10-6 and 10-9 Torr, respectively. Both types of 
contacts show similar ϕeff values over the range of EN, indicating that a change in PD has little 
effect on the barrier height. Thus an improved PD appears more likely to affect RC through the 
lateral access resistance, not the interface resistance, which is determined by ΦB. 
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The RC measured by TLM is a total contact resistance resulting from two primary contribu-
tions: 1) thermionic and field emission through the metal-MoS2 Schottky barrier and 2) lateral 
access resistance under the contact due to the sheet resistance (RSH) of MoS2. To understand the 
importance of each contribution, we calculate RC vs. T using a model that accounts for both the 
interfacial resistivity and the access resistance. First, we use a Tsu-Esaki31, 32 model with a trans-
fer matrix method to calculate the specific interfacial resistivity (ρi) of the metal-MoS2 interface 
including both tunneling and thermionic emission. ρi only accounts for transport through the 
Schottky barrier whereas the specific contact resistivity (ρC), discussed shortly, includes both the 
Schottky barrier and interlayer transport underneath the contacts. Additional model details are 
provided in the Supporting Information Section 7. Second, the sheet resistance is calculated from 
the mobility of MoS2 under the contact, μC. We take the temperature dependence RSH(T) = 
[qnμC(T)]-1 to be dictated by the measured T dependence of mobility, μC(T) = μC0(T/300)-1.6 (Fig-
ure 2b) where μC0 is the mobility at 300 K. In doing this, we allow the mobility under the contact 
to differ from that in the channel (μ), with μC0 as a fitting parameter (μC0 = 35 cm2V-1s-1 in Figure 
2c).  
The total contact resistance RC can either increase or decrease with T depending on the rela-
tive contributions of RSH (increasing with T due to phonon scattering) and of ρi (decreasing with 
T due to thermionic emission), as summarized in Figure 2c. Thus, examining the temperature 
dependence of RC can illuminate the physical mechanisms (interface vs. access resistance) limit-
ing the current transport at MoS2-metal contacts. We use the well-known transmission line model 
(Figure 2b inset)27, 33 to account for both ρi and RSH in the RC calculation: 
 cothC CC i SH
T T
LR R
L L
     
  (2) 
where RC is in units of Ω⋅μm, normalized by the contact width W for easier comparison between 
devices of different widths. LT is the current transfer length (Figure 3b inset), LC is the physical 
contact length (Figure 1a or Figure 3b inset), and the approximation above holds if LT ≪ LC (= 
500 nm here) and ρC ≈ ρi, which we will show are both reasonable assumptions.  
 With this in mind, Figure 2d shows our model calculations of RC(T) for different barrier 
heights, assuming the mobility in the channel and under the contacts are the same, μC = μ. As T 
increases, thermionic emission initially causes a decrease in RC. At T > 200 K, RC eventually be-
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comes either constant or rises slightly with T due to the increase of phonon-limited access re-
sistance. The latter effect is more pronounced if μC < μ, as shown in Figure 2e and discussed be-
low. Figure 2f reveals the measured temperature dependence of the regular Ni and the cleanest 
Au contacts, which can be best fitted using our model with ΦB = 150 meV (consistent with pre-
vious measurements for Ni and Au contacts22, 34) and μC0 = 0.25 and 20 cm2V-1s-1, respectively. 
This suggests that the improved μC with clean Au contacts is correlated with the lower PD, which 
reduces the amount of adsorbates (impurities) trapped at the metal-MoS2 interface during the 
contact deposition. This hypothesis is also supported by colorized scanning electron microscope 
(SEM) images of our contacts, which reveal the grain structure of the various metals on MoS2 
(see Supporting Information Section 8).  
 Our analysis suggests that RC is controlled more by the lateral access resistance under the 
contact rather than the Schottky barrier. However, given that RSH depends both on μ and n, we 
cannot rule out the possibility that RC is affected by n under the contact instead of μ (e.g. through 
charge depletion, which in turn is microscopically influenced by the deposition conditions). This 
scenario would also lead to a larger RSH of MoS2 under the contacts, although it would have a 
weaker temperature dependence. Our model and measurements cannot presently distinguish be-
tween the two scenarios, but future work with higher contact doping and a two-dimensional solu-
tion of the field, charge and current distributions at the contacts could help elucidate this issue. 
 Current Transfer Length. While calculating ρi is useful for modeling purposes, ρC can be 
directly extracted using the transmission line model in conjunction with the TLM measurement 
because RC and RSH are known a priori. RTOT vs. L (Figure 1d) yields the sheet resistance (slope 
of the line fits) and the contact resistance (vertical intercept = 2RC), yielding both ρC and LT from 
the exact form of eq. (2) and from LT = (ρC/RSH)1/2. Thus, we extract ρC (Figure 3a) and the trans-
fer length LT (Figure 3b) from RC measurements on Au contacts (PD = 10-9 Torr) for varying T 
and n. At 300 K the lowest effective contact resistivity is ρC ≈ 3×10-7 Ω∙cm2 for our cleanest Au-
MoS2 contacts; this result is comparable to that of chemically doped contacts, but without the 
disadvantage of a highly doped, “always on” channel with very negative VT. ρC decreases with 
increasing T due to increased thermionic emission, down to 1.5×10-7 Ω∙cm2 at 400 K. Despite 
these improvements, ρC remains higher than for modern Si contacts (~10-8 Ω∙cm2),35 indicating a 
continued need for improvement. Note that ρC is slightly larger than ρi (see Supporting Figure 
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S10) due to vertical, intra-layer resistance underneath the contact, which is not taken into account 
with the Tsu-Esaki model.  
In Figure 3b we extract LT ≈ 40 nm at 300 K, a relatively small value consistent with a large 
RSH and small ρC. The transfer length rapidly decreases with rising temperature, as RSH increases 
due to phonon scattering and ρC decreases from enhanced thermionic emission. In this respect, 
MoS2 transistors look promising from the point of view of contacts at elevated temperatures (LT 
≈ 20 nm at 400 K), but more improvements must made at room temperature and below. 
Transistor Scaling. We now turn to an assessment of the scaling limits of MoS2 FETs. In 
Figure 4a, using our best Au contacts, we represent both the intrinsic channel resistance (RCH) 
and the total contact resistance (2RC) as a fraction of the total device resistance (RTOT = 2RC + 
RCH) for channel lengths L ≤ 1 μm. At 300 K, the contact resistance does not dominate (RCH ≥ 
2RC) down to L ≈ 90 nm, where the two resistance components are approximately equal. In other 
words, the channel length cannot be scaled below 90 nm given the best techniques shown in the 
present work, at room temperature. At 80 K, reduced phonon scattering results in a higher mobil-
ity (here μ ≈ 140 cm2V-1s-1) and a less resistive channel, thus MoS2 FETs become contact limited 
below 0.6 μm. However, above room temperature (here at 400 K) the scalability of MoS2 devices 
is improved, as the contact resistance does not become dominant until below L ≈ 40 nm. 
These comparisons place the need for “good” contact resistance in the proper context. In 
other words, RC ought to be evaluated as a fraction of the total device resistance including the 
channel. If the channel mobility is improved, the contact resistance must also be reduced for a 
given channel length. (For this reason, graphene FETs have more stringent contact resistance re-
quirements than MoS2 FETs.) Conversely, devices with lower mobility may be scalable to small-
er channel lengths for a given contact resistance. These issues are particularly important for 
MoS2, where RCH and RC have opposite temperature dependencies, as seen in Figures 2c and 4a. 
For completeness, it is also important to account for the contact length LC, which ultimately 
plays a large role in determining the total device size and density. The contact pitch36, 37 (CP) is L 
+ LC, taking L as the inner source-to-drain spacing (Supporting Figure S11). The CP is the true 
measure of device density for a given transistor technology.36-39 We recall that RC is independent 
of LC for LC ≫ LT, but RC increases sharply as a result of current crowding for LC  <  LT. (A more 
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complete scaling analysis must also take into account the scaling of gate-to-contact spacers and 
that of parasitic capacitances with LC.36, 37) Thus, the best Au contacts reported here suggest a 
lower limit of LC ~ 40 nm at room temperature and ~20 nm at 400 K (see Figure 3b), before cur-
rent crowding begins to play a role at the contacts. 
To investigate these points, we also fabricated MoS2 FETs with LC down to 20 nm for the 
first time. Figure 5a shows the output characteristics of MoS2 FETs with varying contact lengths 
fabricated on the same MoS2 flake (of 2-3 layers). As expected, no current degradation results 
from decreasing LC = 250 nm to 100 nm, since LC ≫ LT. However, decreasing LC from 100 nm to 
20 nm degrades the current by 30%. Applying a fit to ID vs. LC (Figure 5a, inset) using equation 
2 yields an estimated LT ≈ 30 nm, which is consistent with the extracted value of LT ≈ 40 nm 
from TLM measurements. Although the 20 nm contacts are smaller than the transfer length, ID 
vs. VD measurements nevertheless yield drive currents greater than 300 μA/μm (Figure 5b). TEM 
cross-sections (Figure 5c) confirm a contact pitch of 70 nm for the smallest fabricated device, 
approximately corresponding to the modern “14 nm” technology node.40 To the best of our 
knowledge, these represent the smallest TMD FETs fabricated to date. In addition, the high drive 
currents demonstrated (>300 µA/µm) are also a record for a TMD FET at these dimensions. 
Nonetheless, proper current saturation is not observed because these highly scaled devices are 
contact-limited, emphasizing the need for further improvements to nanoscale TMD contacts. 
To enable well-behaved MoS2 FETs with sub-10 nm gate lengths at room temperature, RC 
remains to be decreased by at least an order of magnitude. As we have shown, the lateral 
transport under the contact (access resistance) can be more important than ΦB for improving RC 
to MoS2. Further improvements to the access resistance in MoS2 FETs will result from improv-
ing the carrier density under the contacts, particularly through doping.23-25 To understand this 
effect, in Figure 4b we compare measured and calculated RC(T) for various carrier densities. RC 
decreases significantly as n rises up to ~5×1012 cm-2 due to increased thermionic and field emis-
sion through the Schottky barrier, while at higher carrier densities RC is limited by RSH. To 
achieve a desirable RC ≈ 100 Ω∙μm (consistent with current ITRS requirements35), significantly 
higher doping (n > 3×1013 cm-2) is required to decrease RSH under the contact. This value gives 
an important target to be pursued by chemical or molecular doping. 
9 
 
To put 2D devices and materials in perspective, Figures 6a and 6b compare our results (and 
others from the literature) for contact resistance and mobility with those of Si technology of 
similar channel thickness, d. Interestingly, our “clean” Au contacts (RC ~ 740 Ω∙μm for d ≈ 4.5 
nm) are comparable to those of Si FinFETs of similar thickness,41, 42 which also display large ac-
cess resistance. Ultra-thin Si fins suffer both from mobility degradation (described in our intro-
duction) and from difficulty in doping and siliciding such thin Si layers. Our monolayer (d ≈ 0.65 
nm) MoS2 devices typically show higher RC due to greater access resistance, ostensibly from car-
rier-substrate scattering. However, if this mobility degradation can be mitigated, properly doped 
monolayer MoS2 contacts could be superior to those of Si in sub-nanometer thickness films. 
In Figure 6b we compare mobilities of 2D materials to those of 3D materials like Si in ultra-
thin body Si-on-insulator (UTB-SOI) as a function channel thickness. As previously mentioned, 
UTB-SOI and FinFETs are hampered by surface roughness scattering, causing the mobility to 
decrease rapidly for d < 3 nm.3-8 (A similar behavior is also seen in other ultra-thin 3D semicon-
ductors like SiGe and III-Vs.43, 44) By comparison, MoS2 and graphene mobility remain relatively 
constant down to sub-1 nm monolayer thickness, a unique characteristic of 2D materials, and fur-
ther improvements are expected given the nascent stages of these technologies. Hole mobilities 
of UTB-SOI are even lower in thin channels (<20 cm2V-1s-1 for d = 2.5 nm),3 whereas those of 
sub-1 nm 2D semiconductors such as WSe2 appear to be reasonable (>200 cm2V-1s-1).45 The 
preservation or enhancement of mobility, in tandem with further lowering of contact resistance in 
1-3 layer 2D devices should thus remain a key focus in the 2D research community. 
Summary: We presented a comprehensive study of contact resistance to MoS2 FETs under 
carefully controlled process conditions with various metals, temperatures, and detailed modeling. 
TLM structures were preferred (instead of four-probe) as we have found they are more reliable 
for RC measurements. We also found that the use of multiple (> 6) TLM channel lengths down to 
100 nm is important for accurately determining the contact resistance. Combining modeling and 
experiments, we separated the two components of the contact resistance, i.e. “lateral” access re-
sistance under the contact in series with “vertical” transport across the Schottky barrier (and 
across MoS2 layers in multilayer devices). The lateral access resistance dominates, and appears 
to be the key component which must be decreased in future efforts.  
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We uncovered that ultra-high vacuum Au deposition provides a higher quality metal-MoS2 
interface, leading to RC as low as 740 Ω∙μm at room temperature without deliberate doping, and 
therefore stable for over 4 months. The estimated contact resistivity (ρC ≈ 3×10-7 Ω∙cm2) and 
transfer length (LT ≈ 35 nm) must be assessed in the proper context of transistor pitch and densi-
ty. As a demonstration, we fabricated MoS2 transistors with 20 nm contacts and 70 nm contact 
pitch, corresponding to the “14 nm” technology node. We also discussed further advancements 
that must occur if scaling of 2D-FETs below 10 nm is desired. 
 
∎ ASSOCIATED CONTENT 
Supporting Information 
Details of MoS2 device fabrication and characterization; thermal annealing of devices and con-
tacts; four-probe vs. transfer length method measurements; contact (resistance to) degradation, 
metal-MoS2 interface resistance model; Schottky barrier height extractions; contact morphology. 
Material is available free of charge via the Internet at http://pubs.acs.org. 
∎ ACKNOWLEDGMENT 
This work was supported in part by the Air Force Office of Scientific Research (AFOSR) 
FA9550-14-1-0251, the National Science Foundation (NSF) EFRI 2-DARE program 1542883, 
and the Stanford SystemX Alliance. C.D.E. acknowledges support from a Stanford Graduate Fel-
lowship (SGF). 
 
∎ REFERENCES 
1. Suzuki, K.; Tanaka, T.; Tosaka, Y.; Horie, H.; Arimoto, Y. IEEE Transactions on Electron Devices 
1993, 40, (12), 2326-2329. 
2. Skotnicki, T.; Hutchby, J. A.; Tsu-Jae, K.; Wong, H. S. P.; Boeuf, F. IEEE Circuits and Devices 
Magazine 2005, 21, (1), 16-26. 
3. Uchida, K.; Watanabe, H.; Kinoshita, A.; Koga, J.; Numata, T.; Takagi, S., Experimental study on 
carrier transport mechanism in ultrathin-body SOI nand p-MOSFETs with SOI thickness less than 5 
nm. In IEEE Intl. Electron Devices Meeting (IEDM), San Francisco, CA, 2002; pp 47-50. 
4. Uchida, K.; Koga, J.; Takagi, S.-i., Experimental study on carrier transport mechanisms in double- and 
single-gate ultrathin-body MOSFETs - Coulomb scattering, volume inversion, and TSOI-induced 
scattering. In IEEE International Electron Devices Meeting (IEDM) 2003; pp 33.5.1-33.5.4. 
5. Schmidt, M.; Lemme, M. C.; Gottlob, H. D. B.; Driussi, F.; Selmi, L.; Kurz, H. Solid-State Electronics 
2009, 53, (12), 1246-1251. 
11 
6. Gomez, L.; Åberg, I.; Hoyt, J.L. IEEE Electron Device Lett. 2007, 28, 285-287.
7. Esseni, D.; Abramo, A. Semiconductor Science and Technology 2004, 19, (4), S67.
8. Jin, S.; Fischetti, M. V.; Ting-Wei, T. IEEE Transactions on Electron Devices 2007, 54, (9), 2191-
2203. 
9. Jena, D. Proc. IEEE 2013, 101, (7), 1585-1602.
10. Low, T.; Li, M. F.; Fan, W. J.; Ng, S. T.; Yeo, Y. C.; Zhu, C.; Chin, A.; Chan, L.; Kwong, D. L.,
Impact of surface roughness on silicon and germanium ultra-thin-body MOSFETs. In IEEE Intl.
Electron Devices Meeting (IEDM), 2004; pp 151-154.
11. Tsutsui, G.; Saitoh, M.; Nagumo, T.; Hiramoto, T. IEEE Trans. on Nanotechnology 2005, 4, (3), 369-
373. 
12. Zhu, W.; Perebeinos, V.; Freitag, M.; Avouris, P. Physical Review B 2009, 80, (23), 235402.
13. Nagashio, K.; Nishimura, T.; Kita, K.; Toriumi, A. Applied Physics Express 2009, 2, 025003.
14. Li, S.-L.; Wakabayashi, K.; Xu, Y.; Nakaharai, S.; Komatsu, K.; Li, W.-W.; Lin, Y.-F.; Aparecido-
Ferreira, A.; Tsukagoshi, K. Nano Letters 2013, 13, (8), 3546-3552.
15. Late, D. J.; Liu, B.; Matte, H. S. S. R.; Dravid, V. P.; Rao, C. N. R. ACS Nano 2012, 6, (6), 5635-
5641. 
16. Jariwala, D.; Sangwan, V. K.; Late, D. J.; Johns, J. E.; Dravid, V. P.; Marks, T. J.; Lauhon, L. J.;
Hersam, M. C. Applied Physics Letters 2013, 102, (17).
17. Ghatak, S.; Ghosh, A. Applied Physics Letters 2013, 103, (12), 122103.
18. Wei, L.; Jiahao, K.; Wei, C.; Sarkar, D.; Khatami, Y.; Jena, D.; Banerjee, K., High-performance few-
layer-MoS2 field-effect-transistor with record low contact-resistance. In IEEE Intl. Electron Devices
Meeting (IEDM), Washington DC, 2013; pp 19.4.1-19.4.4.
19. Kim, S.; Konar, A.; Hwang, W.-S.; Lee, J. H.; Lee, J.; Yang, J.; Jung, C.; Kim, H.; Yoo, J.-B.; Choi,
J.-Y.; Jin, Y. W.; Lee, S. Y.; Jena, D.; Choi, W.; Kim, K. Nature Communications 2012, 3, (1011).
20. Radisavljevic, B.; Kis, A. Nature Materials 2013, 12, (9), 815-820.
21. Neal, A. T.; Liu, H.; Ye, P. D., Metal Contacts to MoS2: a Two-Dimensional Semiconductor. In
Device Research Conference, Penn State University, 2012.
22. Das, S.; Chen, H.-Y.; Penumatcha, A. V.; Appenzeller, J. Nano Letters 2013, 13, 3396-3402.
23. Du, Y.; Liu, H.; Neal, A. T.; Si, M.; Ye, P. D. Ieee Electron Device Letters 2013, 34, (10), 1328-
1330. 
24. Kiriya, D.; Tosun, M.; Zhao, P.; Kang, J. S.; Javey, A. Journal of the American Chemical Society
2014, 136, (22), 7853-7856.
25. Yang, L.; Majumdar, K.; Liu, H.; Du, Y.; Wu, H.; Hatzistergos, M.; Hung, P. Y.; Tieckelmann, R.;
Tsai, W.; Hobbs, C.; Ye, P. D. Nano Letters 2014, 14, (11), 6275-6280.
26. Kappera, R.; Voiry, D.; Yalcin, S. E.; Branch, B.; Gupta, G.; Mohite, A. D.; Chhowalla, M. Nat Mater
2014, 13, (12), 1128-1134.
27. Schroder, D. K., Semiconductor Material and Device Characterization. Third ed.; John Wiley &
Sons: 2006.
28. Loh, W. M.; Swirhun, S. E.; Schreyer, T. A.; Swanson, R. M.; Saraswat, K. C. IEEE Trans. Electron
Devices 1987, 34, (3), 512-524.
29. Zimney, E. J.; Dommett, G. H. B.; Ruoff, R. S.; Dikin, D. A. Measurement Science & Technology
2007, 18, (7), 2067-2073.
30. Taur, Y.; Ning, T. H., Fundamentals of Modern VLSI Devices. Second ed.; Cambridge University
Press: 1998.
12 
 
31. Shine, G.; Saraswat, K. C., Limits of Specific Contact Resistivity to Si, Ge and III-V Semiconductors 
Using Interfacial Layers. In International Conference on Simulation of Semiconductor Processes and 
Devices, Glasgow, Scotland, UK, 2013; pp 62-72. 
32. Tsu, R.; Esaki, L. Applied Physics Letters 1973, 22, (11), 562-564. 
33. Berger, H. Solid-State Electronics 1971, 15, 145-158. 
34. Kaushik, N.; Nipane, A.; Basheer, F.; Dubey, S.; Grover, S.; Deshmukh, M.; Lodha, S., Evaluating 
Au and Pd contacts in mono and multilayer MoS2 transistors. In Device Research Conference, Santa 
Barbara, CA, 2014. 
35. International Technology Roadmap for Semiconductors. 2013. 
36. Wei, L.; Deng, J.; Chang, L.-W.; Kim, K.; Chuang, C.-T.; Wong, H. S. P. IEEE Trans. Electron 
Devices 2009, 56, (2), 312-320. 
37. Deng, J.; Kim, K.; Chuang, C.-T.; Wong, H.-S. P. IEEE Trans. Electron Devices 2007, 54, (5), 1148-
1155. 
38. Mistry, K.; Allen, C.; Auth, C.; Beattie, B.; Bergstrom, D.; Bost, M.; Brazier, M.; Buehler, M.; 
Cappellani, A.; Chau, R.; Choi, C. H.; Ding, G.; Fischer, K.; Ghani, T.; Grover, R.; Han, W.; Hanken, 
D.; Hattendorf, M.; He, J.; Hicks, J.; Huessner, R.; Ingerly, D.; Jain, P.; James, R.; Jong, L.; Joshi, S.; 
Kenyon, C.; Kuhn, K.; Lee, K.; Liu, H.; Maiz, J.; McIntyre, B.; Moon, P.; Neirynck, J.; Pae, S.; 
Parker, C.; Parsons, D.; Prasad, C.; Pipes, L.; Prince, M.; Ranade, P.; Reynolds, T.; Sandford, J.; 
Shifren, L.; Sebastian, J.; Seiple, J.; Simon, D.; Sivakumar, S.; Smith, P.; Thomas, C.; Troeger, T.; 
Vandervoorn, P.; Williams, S.; Zawadzki, K. In A 45nm Logic Technology with High-k+Metal Gate 
Transistors, Strained Silicon, 9 Cu Interconnect Layers, 193nm Dry Patterning, and 100% Pb-free 
Packaging, Electron Devices Meeting (IEDM), 10-12 Dec. 2007, 2007; pp 247-250. 
39. Packan, P.; Akbar, S.; Armstrong, M.; Bergstrom, D.; Brazier, M.; Deshpande, H.; Dev, K.; Ding, G.; 
Ghani, T.; Golonzka, O.; Han, W.; He, J.; Heussner, R.; James, R.; Jopling, J.; Kenyon, C.; Lee, S. 
H.; Liu, M.; Lodha, S.; Mattis, B.; Murthy, A.; Neiberg, L.; Neirynck, J.; Pae, S.; Parker, C.; Pipes, 
L.; Sebastian, J.; Seiple, J.; Sell, B.; Sharma, A.; Sivakumar, S.; Song, B.; St.Amour, A.; Tone, K.; 
Troeger, T.; Weber, C.; Zhang, K.; Luo, Y.; Natarajan, S. In High performance 32nm logic 
technology featuring 2nd generation high-k + metal gate transistors, Electron Devices Meeting 
(IEDM), July 9, 2009; pp 1-4. 
40. Natarajan, S.; Agostinelli, M.; Akbar, S.; Bost, M.; Bowonder, A.; Chikarmane, V.; Chouksey, S.; 
Dasgupta, A.; Fischer, K.; Fu, Q.; Ghani, T.; Giles, M.; Govindaraju, S.; Grover, R.; Han, W.; 
Hanken, D.; Haralson, E.; Haran, M.; Heckscher, M.; Heussner, R.; Jain, P.; James, R.; Jhaveri, R.; 
Jin, I.; Kam, H.; Karl, E.; Kenyon, C.; Liu, M.; Luo, Y.; Mehandru, R.; Morarka, S.; Neiberg, L.; 
Packan, P.; Paliwal, A.; Parker, C.; Patel, P.; Patel, R.; Pelto, C.; Pipes, L.; Plekhanov, P.; Prince, M.; 
Rajamani, S.; Sandford, J.; Sell, B.; Sivakumar, S.; Smith, P.; Song, B.; Tone, K.; Troeger, T.; 
Wiedemer, J.; Yang, M.; Zhang, K. In A 14nm logic technology featuring 2nd-generation FinFET, 
air-gapped interconnects, self-aligned double patterning and a 0.0588μm2 SRAM cell size, Electron 
Devices Meeting (IEDM), 15-17 Dec. 2014, 2014; pp 3.7.1-3.7.3. 
41. Duffy, R.; Van Dal, M. J. H.; Pawlak, B. J.; Collaert, N.; Witters, L.; Rooyackers, R.; Kaiser, M.; 
Weemaes, R. G. R.; Jurczak, M.; Lander, R. In Improved fin width scaling in fully-depleted FinFETs 
by source-drain implant optimization, 38th European Solid-State Device Research Conference 
(ESSDERC), 15-19 Sep., 2008; pp 334-337. 
42. van Dal, M. J. H.; Collaert, N.; Doornbos, G.; Vellianitis, G.; Curatola, G.; Pawlak, B. J.; Duffy, R.; 
Jonville, C.; Degroote, B.; Altamirano, E.; Kunnen, E.; Demand, M.; Beckx, S.; Vandeweyer, T.; 
Delvaux, C.; Leys, F.; Hikavyy, A.; Rooyackers, R.; Kaiser, M.; Weemaes, R. G. R.; Biesemans, S.; 
Jurczak, M.; Anil, K.; Witters, L.; Lander, R. J. P., Highly manufacturable FinFETs with sub-10nm 
fin width and high aspect ratio fabricated with immersion lithography. In IEEE Symposium on VLSI 
Technology, 2007; pp 110-111. 
43. Chleirigh, C. N.; Theodore, N. D.; Fukuyama, H.; Mure, S.; Ehrke, H. U.; Domenicucci, A.; Hoyt, J. 
L. IEEE Trans. Electron Devices 2008, 55, (10), 2687-2694. 
13 
 
44. Sakaki, H.; Noda, T.; Hirakawa, K.; Tanaka, M.; Matsusue, T. Applied Physics Letters 1987, 51, (23), 
1934-1936. 
45. Fang, H.; Chuang, S.; Chang, T. C.; Takei, K.; Takahashi, T.; Javey, A. Nano Letters 2012, 12, (7), 
3788-3792. 
46. Yu, Z.; Pan, Y.; Shen, Y.; Wang, Z.; Ong, Z.-Y.; Xu, T.; Xin, R.; Pan, L.; Wang, B.; Sun, L.; Wang, 
J.; Zhang, G.; Zhang, Y. W.; Shi, Y.; Wang, X. Nat Commun 2014, 5. 
47. Jariwala, D.; Sangwan, V. K.; Late, D. J.; Johns, J. E.; Dravid, V. P.; Marks, T. J.; Lauhon, L. J.; 
Hersam, M. C. Appl. Phys. Lett. 2013, 102, (17) 
48. Sangwan, V. K.; Arnold, H. N.; Jariwala, D.; Marks, T. J.; Lauhon, L. J.; Hersam, M. C. Nano Lett. 
2013, 13, (9), 4351-4355. 
49. Radisavljevic, B.; Radenovic, A.; Brivio, J.; Giacometti, V.; Kis, A. Nature Nanotechnology 2011, 6, 
(3), 147-150. 
50. Liu, W.; Cao, W.; Kang, J.; Banerjee, K. ECS Transactions 2013, 58, (7), 281-285. 
51. Iqbal, M. W.; Iqbal, M. Z.; Khan, M. F.; Shehzad, M. A.; Seo, Y.; Park, J. H.; Hwang, C.; Eom, J. 
Scientific Reports 2015, 5, 10699. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
14 
 
∎ FIGURES 
 
Figure 1: (a) Schematic of our MoS2 devices. (b) AFM image of TLM structure on MoS2. Inset: 
AFM cross-section of height profile. (c) Measured current vs. gate voltage (VD = 1 V) for Au 
electrodes deposited at 10-9 Torr, showing VT extraction. (d) Total device resistance RTOT vs. L 
measured by TLM, at various carrier densities, n. Linear extrapolation of RTOT vs. L yields 2RC 
as the vertical axis intercept. Inset: RC vs. n for our “clean” Au contacts. (e) Measured RC vs. n 
for multiple contact metals at different deposition pressures, from this and previous work.21, 22 
Lower deposition pressures lead to cleaner interfaces and lower RC. The cleanest Au contacts 
used here reach RC ≈ 740 Ω∙µm at n ≈ 1013 cm-2 after the metal lead resistance is subtracted. 
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Figure 2: (a) ϕeff vs. EN (normal gate electric field) for Au contacts with 10-6 Torr (red) and 10-9 
Torr (blue) deposition pressure. The uncertainty of both data sets is ±10 meV. (b) Measured in-
trinsic mobility μ vs. T for MoS2 with Au (blue) and Ni (red/green) contacts, showing T-1.6 de-
pendence. Inset: Schematic of contact as a resistor network, highlighting the different μC and μ. 
(c) Calculated temperature dependence of sheet resistance RSH (blue) and interfacial resistance ρi 
(red) at n = 5×1012 cm-2. (d) Calculated RC(T) for μC = μ, n = 5×1012 cm-2, and varying ΦB as 
listed. (e) Calculated RC(T) for varying μC, ΦB = 150 meV and n = 5×1012 cm-2. (f) Measure-
ments of RC vs. T for Au (10-9 Torr, blue symbols) and Ni (10-6 Torr, red symbols) contacts at n = 
5×1012 cm-2. Calculations (solid lines) are shown for μC0 = 0.25 cm2V-1s-1 (red) and 20 cm2V-1s-1 
(blue) for n = 2.2, 4.3, and 5.5×1012 cm-2 from top to bottom. Empty and filled symbols represent 
two different samples. 
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Figure 3: Specific contact resistivity ρC and transfer length LT as a function of carrier density 
and temperature for our “clean” Au contacts (10-9 Torr deposition). (a) ρC vs. n obtained directly 
from the TLM measurement. The corresponding interfacial and contact resistivity are shown in 
Supplementary Figure S10. (b) LT vs. n for T = 80–400 K. Inset schematic shows LT and the 
physical contact length LC; red arrows are current flow lines. The extracted LT uncertainty is ap-
proximately 33% at high carrier density and 50% at low carrier density. 
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Figure 4: (a) Fraction of channel resistance (RCH) and contact resistance (2RC) contributing to 
the total device resistance (RTOT = RCH + 2RC) as a function of channel length L, at three tempera-
tures, for our “best” measured contacts. 2RC dominates RTOT for L ≤ 40 nm at 400 K, L ≤ 90 nm 
at 300 K and L ≤ 600 nm at 80 K. Solid symbols are our measured TLM data. Dashed line is a 
simple extrapolation based on the known RSH and RC. (b) RC vs. T for different carrier densities. 
Symbols connected are experimental data; solid lines are calculations with ΦB = 150 meV and μC 
= 20 cm2V-1s-1 corresponding to the same n as the measurements, where data are available. For 
the highest doping (3×1013 cm2) calculations suggest RC ≈ 100 Ω∙μm at 300 K. 
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Figure 5: (a) Measured current vs. gate voltage for “short” Au contacts with LC = 20, 100, 250 
nm and channel L = 40 nm (at VD = 1 V). Inset: Measured current (circles), simulated current 
(dashed line) vs. contact length at VG = 5 V, yielding a transfer length LT ≈ 30 nm. (b) Measured 
current vs. VD for the smallest device measured (LC ≈ 20 nm) showing ID > 300 µA/µm, a record 
for a TMD FET at ~70 nm contact pitch. Two sweeps for each data set reveal minimal hysteresis. 
(c) TEM cross-section of a MoS2 FET with nanoscale contacts. The residue covering the device 
is sputtered Au-Pd, applied during preparation for the TEM cross-section. The gate is the p+ Si 
seen below the Al2O3 dielectric. 
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Figure 6: Scaling of contact resistance and mobility with film thickness d for 2D materials (on 
SiO2) and ultra-thin Si fins or films, at room temperature. (a) RC vs. d for our Ni-MoS2 (magen-
ta), our Au-MoS2 contacts (blue), and Si FinFET contacts (red) from the literature.41, 42 Our Ni 
and Au contacts marked by circles were deposited at 10-6 Torr, the stars at 10-9 Torr. All our data 
are based on TLM, except the monolayers (see Supporting Information Section 11), and corre-
spond to the highest carrier density for each sample (5 × 1012 to 1013 cm-2). (b) μ vs. d for gra-
phene (green),12, 13 MoS2 (blue, including this work)46-49, WSe2 (orange)45, 50, WS2 (purple)51, and 
ultra-thin SOI at 5×1012 cm-2 carrier density (red).3-6 Closed (open) symbols represent electron 
(hole) mobilities. Mobilities here are for films in contact with SiO2. Some values are for field-
effect and others for effective mobility,27 thus comparisons are approximate.  
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1. MoS2 Device Fabrication and Characterization 
We exfoliate MoS2 flakes onto 90 nm of SiO2 supported by a highly doped Si substrate (p-type, resistivity 
< 5x10-3 Ω∙cm) using the “tape method.” Monolayer and multilayer flakes are first identified with optical 
microscopy (Figure S1a, showing flake in a completed TLM device), and then confirmed with Raman 
spectroscopy (Figure S1b). We then use atomic force microscopy (AFM) to verify the flake thicknesses 
(Figure S1c-d). Before depositing the metal electrodes we use electron beam (e-beam) lithography and a 
XeF2 etch to pattern the MoS2 into a well-defined channel. The XeF2 etch consists of 2 cycles at 60 
s/cycle and XeF2 pressure = 3 Torr. Finally, we use e-beam lithography again to pattern the metal elec-
trodes. Two different e-beam evaporation systems are used in the metal depositions. The first one has a 
base pressure of ~10-6 Torr, while the other has a base pressure of <10-9 Torr. The high-vacuum system 
remains at low pressure for 3-month-long intervals and the sources are rarely changed, maintaining clean-
liness. Using an ultra-high vacuum system (PD = 10-9 Torr) for metal deposition is particularly important 
for low-workfunction metals such as Sc which may oxidize very easily. 
 
 
Fig. S1: (a) Optical image of a typical TLM structure on exfoliated MoS2. (b) Raman spectrum of a MoS2 
device showing the characteristic E2g1 and A1g peaks. (c) AFM image of a TLM structure on exfoliated 
MoS2. (d) Height profile of the MoS2 flake by AFM, along the red cut-line in (c). 
 
2. Thermal Annealing of Devices and Contacts 
Typically, devices are annealed in our vacuum probe station (~10-5 Torr) for 2 hours at T = 300 oC just 
before electrical measurements are performed without breaking vacuum. The effect is to evaporate ad-
sorbates off the surface of the MoS2 channel, resulting in substantially reduced hysteresis and improved 
current drive. Note that the improved current drive results from a decrease in VT in the channel, not from 
an improvement in RC. Vacuum annealing can have a small detrimental effect on RC as shown in Figure 
S2.* For Ni contacts in particular, RC appears to increase by ~25% after the thermal anneal, however a 
lesser effect is noticed for the oxidation resistant Au contacts. Although we do not have similar measure-
                                                 
* The term “vacuum annealing” could be more properly called “low-pressure annealing” as the probe station at 10-5 
Torr will still retain some residual O2 and H2O. 
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ments for Ti contacts, we believe they suffer similar degradation like Ni, due to their tendency to oxidize. 
Since the thermal annealing results in device stability and lack of hysteresis (which are important for con-
sistent electrical measurements), it has an overall positive effect for our characterization.  
 Fig. S2: RC for Au (a) and Ni (b) contacts extracted from TLM structures. Measurements performed im-
mediately before (red) and immediately after (blue) the vacuum anneal, in the same probe station, without 
breaking vacuum. The different over-drive voltage ranges in Fig. S2a resulted from a decrease in VT. 
 
3. Four-probe vs. Transfer Length Method (TLM) Measurements 
We find that four-probe measurements on TMDs can yield inaccurate estimates of RC. To demonstrate 
this, we have measured the RC of Ni-MoS2 contacts with a four-probe structure and a TLM structure on 
the same MoS2 flake. In a four-probe configuration (Figure S3a), a bias current (IBIAS) is applied between 
the outer electrodes, while the voltage on the inner sense electrodes is measured (V1 and V2). Ideally, the 
sense electrodes should not alter the current path in the material, allowing for an accurate measurement of 
the channel resistance by RCH = (V1 – V2)/IBIAS. However, the inner sense electrodes can be invasive, 
shunting the current through the path of least resistance as shown in Figure S3a. The shunted current 
causes an additional voltage drop across the Ni-MoS2 interface caused by RC, leading to an inaccurate 
measurement of the channel resistance in the four-probe configuration (RCH*) (Figure S3b). We account 
for this with a parameter 0 < α < 1, which indicates the portion of current shunted by the sense electrodes. 
RCH* ≈ RSH + α(2RC) 
RC* = (RTOT – RCH*)/2 = (2RC + RSH – RSH - α(2RC))/2 = RC(1-α) 
α = 1 – RC*/RC 
Here RC* is the (inaccurate) contact resistance extracted by the four-probe measurement, while RC is the 
true contact resistance measured by TLM. In other words, the four-probe measurement will always un-
derestimate the contact resistance, due to the current shunting through the sense electrodes. RTOT is the 
total device resistance found by a two-probe measurement on the inner sense electrodes in the four probe 
configuration. This simple model is not exact since RC includes both the interface and access resistance, 
but it illustrates the essential physics. In Figure S3c, α initially increases with VG due to the sharp decline 
in ρC. However, α eventually decreases as the sheet resistance under the contact decreases with VG. Note 
that α → 0 as RSH → 0, and α → 1 as RSH → ∞. With the four probe measurement used here, RC* underes-
timates RC by more than a factor of 10 at VG-VT = 10 V (maximum α), where RC* ≈ 1.5 kΩ∙μm and RC = 
30 kΩ∙μm.  
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 Fig. S3: (a) Representation of a typical four-probe measurement structure. A bias current (IBIAS) is applied 
between outer electrodes, while the voltage is measured on the inner sense electrodes (V1 and V2). Red 
arrows indicate the direction of current flow. (b) Measured contact resistance (RC) vs. overdrive voltage 
(VG-VT) for transfer length method (TLM) and four-probe measurements showing how much the four-
probe measurements can underestimate RC. (b) α vs. (VG-VT) for the graph in part (b). α = 1 – RC*/RC.  RC* 
is the contact resistance obtained by the 4-probe measurement and RC is that measured by TLM. 
 
 
4. Contact Degradation 
Au contacts are resistant to interface degradation over time (Figure S4a) without an encapsulation layer, 
while Ni contacts degrade significantly over 6 months (Figure S4b). The degradation is likely due to oxi-
dation at the interface. Low work function metals such as Sc and Ti also show significant RC degradation 
due to oxidation, even just after the contact deposition. Note that resistance to degradation over time, in 
this case, is solely related to the oxidation resistance of metal. Thus, Au contacts deposited at low or high 
vacuum should be resistant to degradation.  
 Fig. S4: RC for Au (a) and Ni (b) contacts, comparing the degradation of the RC with time. 
 
We plot the total device resistance (RTOT) to show the device degradation over time. Figure S5 shows both 
long channel (RCH dominated) and short channel (RC dominated) devices to decouple the effects of degra-
dation on each part of the device (channel- vs. contact-dominated). For long channel devices with Ni and 
Au contacts, there is very little increase in RTOT, indicating only a minor degradation of the channel. 
However, for the short channel devices, Au contacts remain the same while the Ni contacts show a large 
increase. The difference here indicates that the mechanism of contact degradation is related solely to the 
contact metals themselves, not to degradation of the MoS2 mobility (from adsorbates, S vacancies, etc.). 
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 Fig. S5: (a) Total device resistance (RTOT) vs. gate overdrive voltage (VG - VT) for both short (L = 100 nm) 
and long (L = 1 μm) channel devices using Au contacts deposited at ultra-high vacuum (PD = 10-9 Torr). 
(b) RTOT vs. (VG - VT) for both short (L = 100 nm) and long (L = 1 μm) channel devices using Ni contacts 
deposited at low vacuum (PD = 10-6 Torr). Measurements taken just after are indicated by the dashed 
lines. Measurements taken 4-6 months later are solid lines. 
 
5. Accuracy of TLM Extractions 
 We point out the importance of using careful, accurate TLM measurements, and some potential pit-
falls. Our TLM measurements are very robust due to the following implementations: 
 1) We account for threshold voltage (VT) variation between the different MoS2 channels. For 
instance, Figure S6a below shows the VT variation for a device with clean Au (PD = 10-9 Torr) contacts. 
The VT variation (-18 V to -22 V) is significant, and must be accounted for. We eliminate the VT variation 
by extracting RC at specific overdrive voltages (VG – VT), resulting in a more accurate estimation of RC. 
 2) We use a larger number (≥ 6) of channel lengths for improved RTOT vs L fits, down to L = 
100 nm. Figure S6b shows one of our TLM extractions (RTOT vs L) with deliberately fewer, only 4 chan-
nel lengths. Note that even though the 4 data points (RTOT) appear to be very co-linear, the resulting RC 
estimation yields large errors (േ 400 Ω∙μm). The error range results from using only 4 channels as well as 
from using large L where RTOT is dominated by the channel resistance. 
 3) We etch the MoS2 channel for a constant channel width (W). The uniform MoS2 channels 
eliminate the possibility of width variation affecting the RC extraction. 
 
Fig. S6. (a) Threshold voltage (VT) vs. L (μm) for a TLM structure on MoS2 using Au contacts deposited at 
ultra-high vacuum (PD = 10-9 Torr). (b) Total device resistance (RTOT) vs channel length (L) for a TLM struc-
ture on MoS2 using only 4 relatively long channel lengths. (c) Contact resistance (RC) vs carrier density (n), as 
extracted from the TLM in (b), showing the large resulting uncertainty. 
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6. Schottky Barrier Height Extractions 
Figure S7 shows the extraction of ϕeff for Au (a-c) and Ni contacts (d–f). The extraction of ϕeff is taken 
from four ID-VG curves measured in the range T = 100–200 K. Extraction of ϕeff using the Richardson 
plots leads to the plots of ϕeff  vs. EN, where EN is the vertical electric field from the gate electrode to the 
channel. Note here that ϕeff is an effective barrier height that includes both thermionic and field emission. 
At the flat-band transition the true Schottky barrier height (due only to thermionic emission) can be ex-
tracted, as shown in Figure S8. Since the measured ID of our devices is limited by gate leakage for VG	≪ 
VT, we cannot extract ΦB for a larger range of EN that reaches the flat-band voltage, preventing an accu-
rate estimate of ϕeff. Thus we take ΦB = 150 meV for Ni and Au contacts, which has been measured else-
where.1, 2 An in-depth discussion of ΦB extractions from Schottky barrier FETs can be found elsewhere.3 
 
Fig. S7: (a) Transfer curve (ID vs. VG) at VDS = 100 mV for Au-contacted MoS2 (PD = 10-6 Torr) measured 
from T = 100-200 K. (b) Richardson plot for Au contacts (PD = 10-6 Torr). (c) ϕeff vs. EN for Au (PD = 10-6 
Torr, red) and Au (PD = 10-9 Torr, blue). (d) Transfer curve (ID vs. VG) at VDS = 100 mV for Ni-contacted 
MoS2 (PD = 10-6 Torr) measured from T = 100-200 K. (e) Richardson plot for Ni contacts. (f) ϕeff vs. EN 
for Ni contacts (PD = 10-6 Torr) for a monolayer and multilayer device. 
 
Fig. S8:  Band diagrams of the MoS2 channel at different stages of the ΦB extraction. Blue (red) arrows 
represent thermionic (field) emission. (a) Only thermionic emission contributes, and changes in VG (or 
EN) produce large changes in ϕeff. (b) ϕeff equals the true Schottky barrier height (ΦB) at the flat-band tran-
sition. (c) Field emission begins to contribute, resulting in a gradual decrease in ϕeff with increasing EN as 
shown here and in Figures S7c,f. (d) Field-emission dominates. 
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7. Metal-MoS2 Interface Resistance Model 
This model assumes a parabolic energy dispersion in the contact metal and MoS2, described by three ef-
fective masses: one for the 3D density of states, one for the 2D density of the modes in the parallel plane, 
and one for the tunneling probability. Conservation of the parallel wavevector, k|| defined in the plane of 
the metal-MoS2 interface, allows integration over the transverse wavevector, k perpendicular to the met-
al-MoS2 interface. Thus the current density (J) is: 
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


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
 

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

kT
E
kT
E
TdkTqmJ
F
F


 2
1
32
*
exp1
exp1
log)(2   
Where )( T  is the transmission probability at transverse energy *22 2/ mk  , m* is the mode count-
ing effective mass, and EF1, EF2 are the Fermi energies on each side of the barrier. Note that both thermi-
onic emission and tunneling are accounted for here, allowing for calculations of RC as a function T and n 
over wide ranges. Once the potential profile is determined by the 1D Poisson equation using an effective 
metal work function to match the experimental Schottky barrier height, )( T can be calculated using the 
transfer matrix method. In this calculation, the degree of Fermi level pinning is accounted for by shifting 
the vacuum level and semiconductor surface potential. The pinning results in a small Schottky barrier for 
electrons, taken to be ΦB = 150 meV for Ni and Au contacts.1, 2 The specific interfacial resistivity is ρi = 
∂V/∂J|V=0, which describes solely interfacial resistance (between the top MoS2 layer and the metal) and 
can therefore be smaller than the contact resistivity (ρC) which includes contributions from regions imme-
diately above and below the interface.4, 5 Thus while ρC ≥ ρi (see Figure S10) we use ρi to calculate RC vs. 
T for simplicity since the determination of ρC requires prior knowledge of the inter-layer (between layers) 
transport underneath the contact. 
If the contribution of interlayer transport is small (most current flows in the top layer), then ρi ≈ ρC. This is 
a reasonable assumption here, as our extracted ρi and ρC only differ by a factor of ~4 over the range of n 
(i.e. a factor of two in the RC calculation). Note that there is undetermined uncertainty in ρi itself, since ρi 
varies exponentially with ΦB, which we have assumed to be 150 meV. Regardless of the difference be-
tween ρi and ρC., the qualitative trends support our conclusion that access resistance improves with lower 
contact deposition pressure. 
 
8. Contact Morphology  
The most common adsorbate from air is water, and has been shown to be the primary cause of hysteresis 
in MoS2 FETs.6 In addition, the removal of water adsorbates by heating can result in more than 10 times 
improvement in the mobility as a result of decreased Coulomb impurity scattering in the MoS2 channel.6-8 
However, adsorbates at the metal-MoS2 interface cannot be removed by heating, and thus permanently 
increase scattering underneath the contacts. MoS2 is particularly hydrophilic owing to the polarity of the 
sulfur surface9 indicating that the amount of adsorbed water will depend on the environmental pressure if 
the MoS2 is not capped with a dielectric. In our study, an ultra-low deposition pressure reduces the 
amount of adsorbates (i.e. water, oxygen) at the metal-MoS2 interface, leading to an increase in μC. This 
improved transport decreases the access resistance into the channel, lowering the RC. 
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Fig. S9: (a) Colorized scanning electron microscope 
(SEM) image of the morphology of Au electrodes de-
posited at high vacuum (PD = 10-9 Torr). The Au film 
is 40 nm thick. (b) Image of Au electrodes (PD = 10-9 
Torr) on MoS2 and SiO2. The Au grain size appears 
large on the MoS2. (c) Image of Au electrodes (PD = 
10-6 Torr) on MoS2 and SiO2. The Au grains appear 
nanocrystalline on the MoS2. (d) Colorized SEM im-
age of Ti contacts (PD = 10-9 Torr) on MoS2 and SiO2 
(20 nm Ti with 30 nm Au capping layer). 
 
 
The different morphologies of Au contacts deposited at high and low PD offer further insight into the ef-
fect of interfacial adsorbates on RC. Au contacts deposited on SiO2 typically show a granular structure 
regardless of PD (Figure S9a). When deposited under clean conditions (PD = 10-9 Torr), this granular 
structure is maintained on the MoS2 (Figure S9b). However, under less clean conditions (PD = 10-6 Torr), 
the granularity is more nanocrystalline (Figure S9c), which has been observed elsewhere.10 Typically, Ti, 
Ni, and Sc contacts also lack any observable granularity (Figure S9d). The improved Au morphology at 
lower deposition pressure could result from fewer interface adsorbates causing grain nucleation. More 
specifically, lower deposition pressures appear to lower the Au-MoS2 binding energy (EB) relative to the 
Au cohesive energy (EC), resulting in larger clustering.10 We believe that the larger grain sizes result in a 
smoother interface, increasing μC and lowering the access resistance to the channel.  
While this study has focused on device demonstrations, understanding the contact interface from a surface 
science perspective will require further investigation. This could be achieved, for example using in situ X-
ray photoelectron spectroscopy (XPS) during contact deposition11, residual gas analysis12, or other surface 
analysis techniques for examining the formation and composition of adsorbates on the surface of MoS2. 
 
9. Specific Interfacial Resistivity (ρi) vs. Contact Resistivity (ρC) 
 
Fig. S10:  Specific interfacial resistivity (ρi, line) and contact resistivity (ρC, solid circles) vs. carrier den-
sity (n) for clean Au contacts to MoS2. 
As discussed in the manuscript, the specific interfacial resistivity (ρi) refers solely to transport through the 
Schottky barrier at the metal-MoS2 interface. However, the specific contact resistivity (ρC) accounts for 
both the Schottky barrier and any vertical, interlayer transport under the contact. Thus, in general, ρC > ρi. 
Measurements of ρC and calculations of ρi for clean Au contacts to MoS2 are shown in Figure S10. Clear-
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ly, ρC > ρi, indicating a contribution from the interlayer resistance. However, the similarity is remarkable 
considering the exponential dependence of ρi on the choice of Schottky barrier height and doping.  
 
10. Contact Pitch (CP) 
The contact pitch (CP), an important industry metric for device scaling,13-15 is roughly equal to L + LC, as 
shown in Figure S11 for a SOI device. Here, L includes the gate length as well as the spacer regions be-
tween the gate and source-drain electrodes, which typically play a role in reducing parasitic capacitances. 
As our devices are back-gated, our minimum CP for MoS2 FETs (~70 nm) does not include contributions 
from spacer regions, and these would have to be analyzed (and optimized) separately for a top-gated ge-
ometry. Nevertheless, the ~70 nm CP (with 40 nm channel and 20-30 nm contacts) shown in Figure 5 of 
the main write-up represents the smallest TMD FETs with the shortest contacts studied to date. 
 
Fig. S11: Contact pitch (CP) of a typical FET, here shown for a Si-on-insulator (SOI) device. BOX de-
notes the buried oxide. The CP is the key parameter determining device density. 
 
11. RC estimates for monolayer MoS2  
We were unable to perform accurate TLM RC extraction on monolayer MoS2 due to device-to-device var-
iation of measured resistances. However, we can estimate an upper bound of the monolayer RC by sub-
tracting the typical channel resistance of multilayer devices (RCH = RSHL/W, based on RSH ~ 30 kΩ/sq. at 
~6 × 1012 cm-2 carrier density, similar to that of the monolayer devices) from the total device resistance 
(RTOT). The results, shown in Table S1, indicate a large range of RC values. Since RSH is typically higher 
(μ is lower) for monolayer devices,16 the values in Table S1 and Figure 6a represent upper bounds for the 
estimates of RC to monolayer MoS2. 
 
L (nm) RTOT 
(kΩ∙μm) 
RTOT/2 
(kΩ∙μm) 
RSHL 
(kΩ∙μm) 
RC ≈ (RTOT-RSHL)/2 
(kΩ∙μm) 
200 134 67 6 64 
300 228 114 9 109.5 
750 28 14 22.5 2.75 
1000 94 47 30 32 
Table S1: Resistance measurements and extractions for various monolayer MoS2 devices on the same 
exfoliated flake, with Ni contacts. All resistances are normalized by the device width (here W ≈ 3 μm). 
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